Searched refs:AHB_CLK_FROM_DDR (Results 1 – 1 of 1) sorted by relevance

/u-boot/arch/mips/mach-ath79/qca956x/
A D	clk.c	174 #define AHB_CLK_FROM_DDR CPU_DDR_CLOCK_CONTROL_AHBCLK_FROM_DDRPLL_SET(0) macro 272 writel(CPU_DDR_CLOCK_CONTROL_AHB_DIV_VAL | AHB_CLK_FROM_DDR | in qca956x_pll_init()

Completed in 3 milliseconds

Last Index update Sat Jun 03 09:59:21 CST 2023