Home
last modified time | relevance | path

Searched refs:AHB_DIV_1 (Results 1 – 4 of 4) sorted by relevance

/u-boot/arch/arm/include/asm/arch-sunxi/
A Dclock_sun4i.h118 #define AHB_DIV_1 0 macro
A Dclock_sun6i.h202 #define AHB_DIV_1 0 macro
/u-boot/drivers/mtd/nand/raw/
A Dsunxi_nand_spl.c549 clrbits_le32(&ccm->nand0_clk_cfg, CCM_NAND_CTRL_ENABLE | AHB_DIV_1); in nand_deselect()
/u-boot/board/sunxi/
A Dboard.c399 setbits_le32(&ccm->nand0_clk_cfg, CCM_NAND_CTRL_ENABLE | AHB_DIV_1); in nand_clock_setup()

Completed in 10 milliseconds