Home
last modified time | relevance | path

Searched refs:AR71XX_GPIO_REG_OUT (Results 1 – 6 of 6) sorted by relevance

/u-boot/board/qca/ap143/
A Dap143.c52 val = readl(regs + AR71XX_GPIO_REG_OUT); in board_debug_uart_init()
54 writel(val, regs + AR71XX_GPIO_REG_OUT); in board_debug_uart_init()
/u-boot/board/qca/ap152/
A Dap152.c57 val = readl(regs + AR71XX_GPIO_REG_OUT); in board_debug_uart_init()
59 writel(val, regs + AR71XX_GPIO_REG_OUT); in board_debug_uart_init()
/u-boot/drivers/pinctrl/ath79/
A Dpinctrl_qca953x.c47 setbits_be32(priv->regs + AR71XX_GPIO_REG_OUT, in pinctrl_qca953x_spi_config()
68 setbits_be32(priv->regs + AR71XX_GPIO_REG_OUT, in pinctrl_qca953x_uart_config()
/u-boot/board/tplink/wdr4300/
A Dwdr4300.c49 writel(0x0f804, regs + AR71XX_GPIO_REG_OUT); in wdr4300_pinmux_config()
/u-boot/arch/mips/mach-ath79/
A Dreset.c342 writel(readl(regs + AR71XX_GPIO_REG_OUT) & ~BIT(11), in qca956x_s17_reset()
343 regs + AR71XX_GPIO_REG_OUT); in qca956x_s17_reset()
345 writel(readl(regs + AR71XX_GPIO_REG_OUT) | BIT(11), in qca956x_s17_reset()
346 regs + AR71XX_GPIO_REG_OUT); in qca956x_s17_reset()
/u-boot/arch/mips/mach-ath79/include/mach/
A Dar71xx_regs.h997 #define AR71XX_GPIO_REG_OUT 0x08 macro

Completed in 12 milliseconds