Home
last modified time | relevance | path

Searched refs:ARMCLK (Results 1 – 22 of 22) sorted by relevance

/u-boot/include/dt-bindings/mfd/
A Ddbx500-prcmu.h13 #define ARMCLK 0 macro
/u-boot/include/dt-bindings/clock/
A Drk3036-cru.h14 #define ARMCLK 4 macro
A Drk3128-cru.h13 #define ARMCLK 4 macro
A Drk3228-cru.h14 #define ARMCLK 5 macro
A Drk3188-cru-common.h17 #define ARMCLK 7 macro
A Drk3288-cru.h13 #define ARMCLK 6 macro
A Drv1108-cru.h14 #define ARMCLK 3 macro
A Dpx30-cru.h17 #define ARMCLK 7 macro
A Drk3308-cru.h15 #define ARMCLK 5 macro
A Drk3328-cru.h16 #define ARMCLK 6 macro
/u-boot/board/samsung/smdkc100/
A Dlowlevel_init.S110 ldr r1, =0x9000 @ ARMCLK/4
/u-boot/drivers/clk/rockchip/
A Dclk_px30.c1166 if (!priv->gpll_hz && clk->id > ARMCLK) { in px30_clk_get_rate()
1185 case ARMCLK: in px30_clk_get_rate()
1255 if (!priv->gpll_hz && clk->id > ARMCLK) { in px30_clk_set_rate()
1265 case ARMCLK: in px30_clk_set_rate()
A Dclk_rk3308.c793 case ARMCLK: in rk3308_clk_get_rate()
878 case ARMCLK: in rk3308_clk_set_rate()
/u-boot/doc/device-tree-bindings/clock/
A Drockchip,rk3288-dmc.txt126 <&cru ARMCLK>;
/u-boot/arch/arm/dts/
A Drk3328.dtsi42 clocks = <&cru ARMCLK>;
55 clocks = <&cru ARMCLK>;
68 clocks = <&cru ARMCLK>;
81 clocks = <&cru ARMCLK>;
789 <&cru SCLK_WIFI>, <&cru ARMCLK>,
A Drk3036.dtsi54 clocks = <&cru ARMCLK>;
A Dpx30.dtsi47 clocks = <&cru ARMCLK>;
59 clocks = <&cru ARMCLK>;
71 clocks = <&cru ARMCLK>;
83 clocks = <&cru ARMCLK>;
A Drk3188.dtsi37 clocks = <&cru ARMCLK>;
A Drk3288.dtsi79 clocks = <&cru ARMCLK>;
493 <&cru ARMCLK>;
A Drk3128.dtsi65 clocks = <&cru ARMCLK>;
A Drk322x.dtsi42 clocks = <&cru ARMCLK>;
A Drk3308.dtsi45 clocks = <&cru ARMCLK>;

Completed in 39 milliseconds