Home
last modified time | relevance | path

Searched refs:ATMEL_BASE_CS1 (Results 1 – 25 of 27) sorted by relevance

12

/u-boot/include/configs/
A Dusb_a9263.h40 #define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
A Dat91sam9rlek.h43 #define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
A Dmeesc.h55 #define PHYS_SDRAM ATMEL_BASE_CS1 /* 0x20000000 */
A Dat91sam9260ek.h55 #define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
A Dpicosam9g45.h59 #define PHYS_SDRAM_1 ATMEL_BASE_CS1 /* on DDRSDRC1 */
A Dsnapper9260.h29 #define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
A Dtaurus.h53 #define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
A Dsmartweb.h64 #define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
A Dat91sam9263ek.h55 #define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
/u-boot/arch/arm/mach-at91/include/mach/
A Dat91sam9261.h106 #define ATMEL_BASE_CS1 0x20000000 /* SDRAM */ macro
A Dat91sam9rl.h108 #define ATMEL_BASE_CS1 0x20000000 /* SDRAM */ macro
A Dat91sam9263.h121 #define ATMEL_BASE_CS1 0x20000000 /* SDRAM */ macro
A Dat91sam9g45.h126 #define ATMEL_BASE_CS1 0x20000000 macro
A Dat91sam9260.h122 #define ATMEL_BASE_CS1 0x20000000 /* SDRAM */ macro
A Dsam9x60.h119 #define ATMEL_BASE_CS1 0x20000000 macro
A Dat91sam9x5.h128 #define ATMEL_BASE_CS1 0x20000000 macro
A Dsama5d3.h177 #define ATMEL_BASE_CS1 0x40000000 macro
A Dsama5d2.h134 #define ATMEL_BASE_CS1 0x60000000 macro
A Dsama5d4.h163 #define ATMEL_BASE_CS1 0x60000000 macro
/u-boot/board/gardena/smart-gateway-at91sam/
A Dspl.c134 ddr2_init(ATMEL_BASE_DDRSDRC, ATMEL_BASE_CS1, &ddr2); in mem_init()
/u-boot/board/laird/wb45n/
A Dwb45n.c198 ddr2_init(ATMEL_BASE_DDRSDRC, ATMEL_BASE_CS1, &ddr2); in mem_init()
/u-boot/board/atmel/at91sam9x5ek/
A Dat91sam9x5ek.c208 ddr2_init(ATMEL_BASE_DDRSDRC, ATMEL_BASE_CS1, &ddr2); in mem_init()
/u-boot/board/siemens/smartweb/
A Dsmartweb.c259 sdramc_initialize(ATMEL_BASE_CS1, &setting); in mem_init()
/u-boot/board/atmel/at91sam9n12ek/
A Dat91sam9n12ek.c293 ddr2_init(ATMEL_BASE_DDRSDRC, ATMEL_BASE_CS1, &ddr2); in mem_init()
/u-boot/board/mini-box/picosam9g45/
A Dpicosam9g45.c101 ddr2_init(ATMEL_BASE_DDRSDRC1, ATMEL_BASE_CS1, &ddr2); in mem_init()

Completed in 21 milliseconds

12