Home
last modified time | relevance | path

Searched refs:BR_V (Results 1 – 18 of 18) sorted by relevance

/u-boot/include/configs/
A Dxpedite520x.h109 BR_V)
117 BR_V)
123 BR_V)
137 BR_V)
A DMPC8548CDS.h141 (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS + 0x800000) | BR_PS_16 | BR_V)
143 (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | BR_PS_16 | BR_V)
193 | BR_PS_32 | (3<<BR_MSEL_SHIFT) | BR_V)
270 (BR_PHYS_ADDR(CADMUS_BASE_ADDR_PHYS) | BR_PS_8 | BR_V)
A Dxpedite537x.h123 BR_V)
136 BR_V)
144 BR_V)
161 BR_V)
A Dxpedite550x.h125 BR_V)
138 BR_V)
146 BR_V)
163 BR_V)
A Dkmp204x.h148 | BR_V) /* valid */
168 | BR_V) /* valid */
405 | BR_V) /* valid */
A Dxpedite517x.h136 BR_V)
149 BR_V)
155 BR_V)
167 BR_V)
A Dcorenet_ds.h144 | BR_PS_16 | BR_V)
149 (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | BR_PS_16 | BR_V)
159 #define CONFIG_SYS_BR3_PRELIM (BR_PHYS_ADDR(PIXIS_BASE_PHYS) | BR_PS_8 | BR_V)
199 | BR_V) /* valid */
A Dp1_p2_rdb_pc.h268 | BR_PS_16 | BR_V)
305 | BR_V) /* valid */
359 BR_PS_8 | BR_V)
365 BR_PS_8 | BR_V)
398 (BR_PHYS_ADDR(CONFIG_SYS_VSC7385_BASE_PHYS) | BR_PS_8 | BR_V)
A DP2041RDB.h134 BR_PS_16 | BR_V)
147 #define CONFIG_SYS_BR3_PRELIM (BR_PHYS_ADDR(CPLD_BASE_PHYS) | BR_PS_8 | BR_V)
188 | BR_V) /* valid */
A Dcyrus.h129 (BR_PHYS_ADDR(CONFIG_SYS_LBC0_BASE_PHYS) | BR_PS_16 | BR_V)
131 (BR_PHYS_ADDR(CONFIG_SYS_LBC1_BASE_PHYS) | BR_PS_16 | BR_V)
A DUCP1020.h247 | BR_PS_16 | BR_V)
282 BR_PS_8 | BR_V)
A Dcontrolcenterd.h139 (BR_PHYS_ADDR((CONFIG_SYS_ELBC_BASE_PHYS)) | BR_PS_8 | BR_V)
/u-boot/arch/powerpc/cpu/mpc8xxx/
A Dfsl_lbc.c49 if (get_lbc_br(1) & BR_V) in init_early_memctl_regs()
131 if ((get_lbc_br(i) & (BR_V | BR_MSEL)) == (BR_V | msel)) { in upmconfig()
/u-boot/arch/powerpc/include/asm/
A Dfsl_lbc.h61 #define BR_V 0x00000001 macro
71 #define BR_RES ~(BR_BA | BR_PS | BR_DECC | BR_WP | BR_MSEL | BR_V)
73 #define BR_RES ~(BR_BA | BR_PS | BR_DECC | BR_WP | BR_MSEL | BR_ATOM | BR_V)
/u-boot/arch/powerpc/cpu/mpc8xx/
A Dcpu_init.c102 clrsetbits_be32(&memctl->memc_br0, ~BR_PS_MSK, BR_V); in cpu_init_f()
/u-boot/board/tqc/tqm834x/
A Dtqm834x.c246 (BR_MS_GPCM | BR_PS_32 | BR_V)); in detect_num_flash_banks()
/u-boot/include/
A Dmpc8xx.h219 #define BR_V 0x00000001 /* Bank Valid */ macro
/u-boot/drivers/mtd/nand/raw/
A Dfsl_elbc_nand.c689 if ((br & BR_V) && (br & BR_MSEL) == BR_MS_FCM && in fsl_elbc_chip_init()

Completed in 37 milliseconds