Home
last modified time | relevance | path

Searched refs:CCI_S0_QOS_CONTROL_BASE (Results 1 – 2 of 2) sorted by relevance

/u-boot/arch/arm/cpu/armv8/fsl-layerscape/
A Dlowlevel.S125 ldr x0, =CCI_S0_QOS_CONTROL_BASE(0)
135 ldr x0, =CCI_S0_QOS_CONTROL_BASE(2)
145 ldr x0, =CCI_S0_QOS_CONTROL_BASE(6)
155 ldr x0, =CCI_S0_QOS_CONTROL_BASE(12)
165 ldr x0, =CCI_S0_QOS_CONTROL_BASE(16)
175 ldr x0, =CCI_S0_QOS_CONTROL_BASE(20)
/u-boot/arch/arm/include/asm/arch-fsl-layerscape/
A Dconfig.h92 #define CCI_S0_QOS_CONTROL_BASE(x) ((CCI_RN_I_0_BASE + (x * 0x10000)) + 0x10) macro

Completed in 4 milliseconds