Home
last modified time | relevance | path

Searched refs:CHSCCDR_CLK_SEL_LDB_DI0 (Results 1 – 17 of 17) sorted by relevance

/u-boot/board/technexion/pico-imx6/
A Dpico-imx6.c269 reg |= (CHSCCDR_CLK_SEL_LDB_DI0 in setup_display()
271 reg |= (CHSCCDR_CLK_SEL_LDB_DI0 in setup_display()
/u-boot/board/ge/bx50v3/
A Dbx50v3.c216 (CHSCCDR_CLK_SEL_LDB_DI0 << in setup_display_b850v3()
262 (CHSCCDR_CLK_SEL_LDB_DI0 << in setup_display_bx50v3()
/u-boot/board/engicam/imx6q/
A Dimx6q.c167 reg |= (CHSCCDR_CLK_SEL_LDB_DI0 << in setup_display()
/u-boot/board/kosagi/novena/
A Dvideo.c410 (CHSCCDR_CLK_SEL_LDB_DI0 << in setup_display_clock()
/u-boot/board/freescale/mx6sabresd/
A Dmx6sabresd.c437 reg |= (CHSCCDR_CLK_SEL_LDB_DI0 in setup_display()
439 reg |= (CHSCCDR_CLK_SEL_LDB_DI0 in setup_display()
/u-boot/board/freescale/mx6sabreauto/
A Dmx6sabreauto.c462 reg |= (CHSCCDR_CLK_SEL_LDB_DI0 in setup_display()
464 reg |= (CHSCCDR_CLK_SEL_LDB_DI0 << in setup_display()
/u-boot/board/wandboard/
A Dwandboard.c341 reg |= (CHSCCDR_CLK_SEL_LDB_DI0 in setup_display()
/u-boot/board/aristainetos/
A Daristainetos.c179 reg |= (CHSCCDR_CLK_SEL_LDB_DI0 in enable_lvds()
/u-boot/board/ge/b1x5v2/
A Db1x5v2.c288 (CHSCCDR_CLK_SEL_LDB_DI0 << in setup_display()
/u-boot/board/congatec/cgtqmx6eval/
A Dcgtqmx6eval.c660 setbits_le32(&mxc_ccm->chsccdr, CHSCCDR_CLK_SEL_LDB_DI0 << in setup_display()
662 CHSCCDR_CLK_SEL_LDB_DI0 << in setup_display()
/u-boot/board/advantech/dms-ba16/
A Ddms-ba16.c411 (CHSCCDR_CLK_SEL_LDB_DI0 << in setup_display()
/u-boot/board/embest/mx6boards/
A Dmx6boards.c486 (CHSCCDR_CLK_SEL_LDB_DI0 in setup_display()
/u-boot/board/toradex/colibri_imx6/
A Dcolibri_imx6.c527 reg |= (CHSCCDR_CLK_SEL_LDB_DI0 in setup_display()
/u-boot/board/toradex/apalis_imx6/
A Dapalis_imx6.c620 reg |= (CHSCCDR_CLK_SEL_LDB_DI0 in setup_display()
/u-boot/board/boundary/nitrogen6x/
A Dnitrogen6x.c734 reg |= (CHSCCDR_CLK_SEL_LDB_DI0 in setup_display()
/u-boot/arch/arm/include/asm/arch-mx6/
A Dcrm_regs.h510 #define CHSCCDR_CLK_SEL_LDB_DI0 3 macro
/u-boot/board/gateworks/gw_ventana/
A Dgw_ventana.c485 reg |= (CHSCCDR_CLK_SEL_LDB_DI0 in setup_display()

Completed in 32 milliseconds