Home
last modified time | relevance | path

Searched refs:CLKCTRL_ENET_CLK_OUT_EN (Results 1 – 5 of 5) sorted by relevance

/u-boot/board/ppcag/bg0900/
A Dbg0900.c66 writel(CLKCTRL_ENET_TIME_SEL_RMII_CLK | CLKCTRL_ENET_CLK_OUT_EN, in board_eth_init()
/u-boot/board/schulercontrol/sc_sps_1/
A Dsc_sps_1.c82 CLKCTRL_ENET_TIME_SEL_RMII_CLK | CLKCTRL_ENET_CLK_OUT_EN); in board_eth_init()
/u-boot/board/freescale/mx28evk/
A Dmx28evk.c113 writel(CLKCTRL_ENET_TIME_SEL_RMII_CLK | CLKCTRL_ENET_CLK_OUT_EN, in board_eth_init()
/u-boot/arch/arm/cpu/arm926ejs/mxs/
A Dmxs.c228 setbits_le32(&clkctrl_regs->hw_clkctrl_enet, CLKCTRL_ENET_CLK_OUT_EN); in cpu_eth_init()
/u-boot/arch/arm/include/asm/arch-mxs/
A Dregs-clkctrl-mx28.h231 #define CLKCTRL_ENET_CLK_OUT_EN (1 << 18) macro

Completed in 5 milliseconds