CLKMGR_GEN5_SDRPLL_DDRDQCLK (reference) in projects: u-boot

Searched refs:CLKMGR_GEN5_SDRPLL_DDRDQCLK (Results 1 – 2 of 2) sorted by relevance

/u-boot/arch/arm/mach-socfpga/
A D	clock_manager_gen5.c	`242 socfpga_get_clkmgr_addr() + CLKMGR_GEN5_SDRPLL_DDRDQCLK); in cm_basic_init() 303 CLKMGR_GEN5_SDRPLL_DDRDQCLK), in cm_basic_init()`
/u-boot/arch/arm/mach-socfpga/include/mach/
A D	clock_manager_gen5.h	`87 #define CLKMGR_GEN5_SDRPLL_DDRDQCLK 0xd0 macro`

Completed in 5 milliseconds