Home
last modified time | relevance | path

Searched refs:CLKMGR_SDRPLLGRP_DDRDQCLK_CNT_MASK (Results 1 – 2 of 2) sorted by relevance

/u-boot/arch/arm/mach-socfpga/include/mach/
A Dclock_manager_gen5.h297 #define CLKMGR_SDRPLLGRP_DDRDQCLK_CNT_MASK 0x000001ff macro
/u-boot/arch/arm/mach-socfpga/
A Dclock_manager_gen5.c241 writel(cfg->ddrdqclk & CLKMGR_SDRPLLGRP_DDRDQCLK_CNT_MASK, in cm_basic_init()

Completed in 5 milliseconds