Home
last modified time | relevance | path

Searched refs:CLK_APMIXED_ARMPLL (Results 1 – 14 of 14) sorted by relevance

/u-boot/arch/arm/mach-mediatek/mt8516/
A Dinit.c47 [CLK_APMIXED_ARMPLL] = 1300000000, in mtk_pll_early_init()
/u-boot/arch/arm/mach-mediatek/mt7629/
A Dinit.c33 [CLK_APMIXED_ARMPLL] = 1250000000, in mtk_pll_early_init()
/u-boot/include/dt-bindings/clock/
A Dmt8512-clk.h186 #define CLK_APMIXED_ARMPLL 0 macro
A Dmt7629-clk.h159 #define CLK_APMIXED_ARMPLL 0 macro
A Dmt8516-clk.h14 #define CLK_APMIXED_ARMPLL 0 macro
A Dmt7622-clk.h163 #define CLK_APMIXED_ARMPLL 0 macro
A Dmt8518-clk.h11 #define CLK_APMIXED_ARMPLL 0 macro
A Dmt7623-clk.h177 #define CLK_APMIXED_ARMPLL 0 macro
/u-boot/drivers/clk/mediatek/
A Dclk-mt7623.c46 PLL(CLK_APMIXED_ARMPLL, 0x200, 0x20c, 0x80000001, 0,
169 FACTOR0(CLK_TOP_ARMPLL_1P3G, CLK_APMIXED_ARMPLL, 1, 1),
A Dclk-mt8512.c42 PLL(CLK_APMIXED_ARMPLL, 0x030C, 0x0318, 0x00000001,
A Dclk-mt8516.c38 PLL(CLK_APMIXED_ARMPLL, 0x0100, 0x0110, 0x00000001, 0,
A Dclk-mt7622.c50 PLL(CLK_APMIXED_ARMPLL, 0x200, 0x20c, 0x1, 0,
A Dclk-mt7629.c50 PLL(CLK_APMIXED_ARMPLL, 0x200, 0x20c, 0x1, 0,
A Dclk-mt8518.c38 PLL(CLK_APMIXED_ARMPLL, 0x0100, 0x0110, 0x00000001,

Completed in 22 milliseconds