Searched refs:CLK_APMIXED_ETH1PLL (Results 1 – 5 of 5) sorted by relevance
| /u-boot/drivers/clk/mediatek/ |
| A D | clk-mt7622.c | 56 PLL(CLK_APMIXED_ETH1PLL, 0x300, 0x310, 0x1, 0,
94 FACTOR0(CLK_TOP_TO_USB3_SYS, CLK_APMIXED_ETH1PLL, 1, 4),
95 FACTOR0(CLK_TOP_P1_1MHZ, CLK_APMIXED_ETH1PLL, 1, 500),
96 FACTOR0(CLK_TOP_4MHZ, CLK_APMIXED_ETH1PLL, 1, 125),
97 FACTOR0(CLK_TOP_P0_1MHZ, CLK_APMIXED_ETH1PLL, 1, 500),
139 FACTOR0(CLK_TOP_ETH_500M, CLK_APMIXED_ETH1PLL, 1, 1),
|
| A D | clk-mt7629.c | 56 PLL(CLK_APMIXED_ETH1PLL, 0x300, 0x310, 0x1, 0,
88 FACTOR0(CLK_TOP_TO_USB3_SYS, CLK_APMIXED_ETH1PLL, 1, 4),
89 FACTOR0(CLK_TOP_P1_1MHZ, CLK_APMIXED_ETH1PLL, 1, 500),
90 FACTOR0(CLK_TOP_4MHZ, CLK_APMIXED_ETH1PLL, 1, 125),
91 FACTOR0(CLK_TOP_P0_1MHZ, CLK_APMIXED_ETH1PLL, 1, 500),
92 FACTOR0(CLK_TOP_ETH_500M, CLK_APMIXED_ETH1PLL, 1, 1),
|
| /u-boot/arch/arm/mach-mediatek/mt7629/ |
| A D | init.c | 36 [CLK_APMIXED_ETH1PLL] = 500000000, in mtk_pll_early_init()
|
| /u-boot/include/dt-bindings/clock/ |
| A D | mt7629-clk.h | 162 #define CLK_APMIXED_ETH1PLL 3 macro
|
| A D | mt7622-clk.h | 166 #define CLK_APMIXED_ETH1PLL 3 macro
|
Completed in 8 milliseconds