Home
last modified time | relevance | path

Searched refs:CLK_APMIXED_MMPLL (Results 1 – 9 of 9) sorted by relevance

/u-boot/arch/arm/mach-mediatek/mt8516/
A Dinit.c50 [CLK_APMIXED_MMPLL] = 380000000, in mtk_pll_early_init()
/u-boot/drivers/clk/mediatek/
A Dclk-mt8183.c58 PLL(CLK_APMIXED_MMPLL, 0x0270, 0x027C, 0x00000001,
162 FACTOR(CLK_TOP_MMPLL_CK, CLK_APMIXED_MMPLL, 1, 1, CLK_PARENT_APMIXED),
163 FACTOR(CLK_TOP_MMPLL_D4, CLK_APMIXED_MMPLL, 1, 4, CLK_PARENT_APMIXED),
167 FACTOR(CLK_TOP_MMPLL_D5, CLK_APMIXED_MMPLL, 1, 5, CLK_PARENT_APMIXED),
172 FACTOR(CLK_TOP_MMPLL_D6, CLK_APMIXED_MMPLL, 1, 6, CLK_PARENT_APMIXED),
173 FACTOR(CLK_TOP_MMPLL_D7, CLK_APMIXED_MMPLL, 1, 7, CLK_PARENT_APMIXED),
A Dclk-mt8516.c44 PLL(CLK_APMIXED_MMPLL, 0x0160, 0x0170, 0x00000001, 0,
95 FACTOR0(CLK_TOP_MMPLL380M, CLK_APMIXED_MMPLL, 1, 1),
96 FACTOR0(CLK_TOP_MMPLL_D2, CLK_APMIXED_MMPLL, 1, 2),
97 FACTOR0(CLK_TOP_MMPLL_200M, CLK_APMIXED_MMPLL, 1, 3),
A Dclk-mt7623.c52 PLL(CLK_APMIXED_MMPLL, 0x230, 0x23c, 0x00000001, 0,
146 FACTOR0(CLK_TOP_MMPLL, CLK_APMIXED_MMPLL, 1, 1),
147 FACTOR0(CLK_TOP_MMPLL_D2, CLK_APMIXED_MMPLL, 1, 2),
A Dclk-mt8518.c44 PLL(CLK_APMIXED_MMPLL, 0x0160, 0x0170, 0x00000001,
98 FACTOR0(CLK_TOP_MMPLL_D2, CLK_APMIXED_MMPLL, 1, 2),
907 CLK_APMIXED_MMPLL,
1139 CLK_APMIXED_MMPLL
/u-boot/include/dt-bindings/clock/
A Dmt8516-clk.h17 #define CLK_APMIXED_MMPLL 3 macro
A Dmt8518-clk.h14 #define CLK_APMIXED_MMPLL 3 macro
A Dmt8183-clk.h17 #define CLK_APMIXED_MMPLL 6 macro
A Dmt7623-clk.h180 #define CLK_APMIXED_MMPLL 3 macro

Completed in 16 milliseconds