Searched refs:CLK_BUS_UART2 (Results 1 – 25 of 26) sorted by relevance
12
| /u-boot/include/dt-bindings/clock/ |
| A D | sun8i-v3s-ccu.h | 73 #define CLK_BUS_UART2 42 macro
|
| A D | sun8i-a23-a33-ccu.h | 81 #define CLK_BUS_UART2 56 macro
|
| A D | sun8i-a83t-ccu.h | 92 #define CLK_BUS_UART2 55 macro
|
| A D | sun50i-a64-ccu.h | 91 #define CLK_BUS_UART2 69 macro
|
| A D | sun8i-h3-ccu.h | 96 #define CLK_BUS_UART2 64 macro
|
| A D | sun50i-h616-ccu.h | 54 #define CLK_BUS_UART2 68 macro
|
| A D | sun9i-a80-ccu.h | 157 #define CLK_BUS_UART2 126 macro
|
| A D | sun50i-h6-ccu.h | 58 #define CLK_BUS_UART2 72 macro
|
| A D | sun8i-r40-ccu.h | 117 #define CLK_BUS_UART2 98 macro
|
| /u-boot/drivers/clk/sunxi/ |
| A D | clk_v3s.c | 25 [CLK_BUS_UART2] = GATE(0x06c, BIT(18)),
|
| A D | clk_a23.c | 28 [CLK_BUS_UART2] = GATE(0x06c, BIT(18)),
|
| A D | clk_a64.c | 31 [CLK_BUS_UART2] = GATE(0x06c, BIT(18)),
|
| A D | clk_a80.c | 30 [CLK_BUS_UART2] = GATE(0x594, BIT(18)),
|
| A D | clk_a83t.c | 30 [CLK_BUS_UART2] = GATE(0x06c, BIT(18)),
|
| A D | clk_h6.c | 22 [CLK_BUS_UART2] = GATE(0x90c, BIT(2)),
|
| A D | clk_h3.c | 35 [CLK_BUS_UART2] = GATE(0x06c, BIT(18)),
|
| A D | clk_h616.c | 22 [CLK_BUS_UART2] = GATE(0x90c, BIT(2)),
|
| A D | clk_r40.c | 37 [CLK_BUS_UART2] = GATE(0x06c, BIT(18)),
|
| /u-boot/arch/arm/dts/ |
| A D | sun8i-v3s.dtsi | 439 clocks = <&ccu CLK_BUS_UART2>;
|
| A D | sun50i-h616.dtsi | 328 clocks = <&ccu CLK_BUS_UART2>;
|
| A D | sun8i-a23-a33.dtsi | 441 clocks = <&ccu CLK_BUS_UART2>;
|
| A D | sun8i-r40.dtsi | 442 clocks = <&ccu CLK_BUS_UART2>;
|
| A D | sun50i-h6.dtsi | 504 clocks = <&ccu CLK_BUS_UART2>;
|
| A D | sunxi-h3-h5.dtsi | 699 clocks = <&ccu CLK_BUS_UART2>;
|
| A D | sun50i-a64.dtsi | 911 clocks = <&ccu CLK_BUS_UART2>;
|
Completed in 33 milliseconds
12