Home
last modified time | relevance | path

Searched refs:CLK_DIV_CPU1_VAL (Results 1 – 6 of 6) sorted by relevance

/u-boot/arch/arm/mach-exynos/
A Dclock_init_exynos4.c63 writel(CLK_DIV_CPU1_VAL, &clk->div_cpu1); in system_clock_init()
A Dexynos4_setup.h63 #define CLK_DIV_CPU1_VAL ((HPM_RATIO << 4) | (COPY_RATIO)) macro
A Dexynos5_setup.h123 #define CLK_DIV_CPU1_VAL ((HPM_RATIO << 4) \ macro
A Dclock_init_exynos5.c612 writel(CLK_DIV_CPU1_VAL, &clk->div_cpu1); in exynos5250_system_clock_init()
/u-boot/board/samsung/trats/
A Dtrats.c326 writel(CLK_DIV_CPU1_VAL, (unsigned int)&clk->div_cpu1); in board_clock_init()
A Dsetup.h48 #define CLK_DIV_CPU1_VAL ((HPM_RATIO << 4) | (COPY_RATIO)) macro

Completed in 12 milliseconds