Searched refs:CLK_DIV_DISP1_0_FIMD1 (Results 1 – 2 of 2) sorted by relevance
234 #define CLK_DIV_DISP1_0_FIMD1 (2 << 0) macro
986 setbits_le32(&clk->div_disp1_0, CLK_DIV_DISP1_0_FIMD1); in clock_init_dp_clock()
Completed in 6 milliseconds