CLK_DIV_DMC1_VAL (reference) in projects: u-boot

Searched refs:CLK_DIV_DMC1_VAL (Results 1 – 4 of 4) sorted by relevance

/u-boot/arch/arm/mach-exynos/
A D	clock_init_exynos4.c	`65 writel(CLK_DIV_DMC1_VAL, &clk->div_dmc1); in system_clock_init()`
A D	exynos4_setup.h	`105 #define CLK_DIV_DMC1_VAL ((DPM_RATIO << 24) \ macro`
/u-boot/board/samsung/trats/
A D	trats.c	`328 writel(CLK_DIV_DMC1_VAL, (unsigned int)&clk->div_dmc1); in board_clock_init()`
A D	setup.h	`72 #define CLK_DIV_DMC1_VAL ((DPM_RATIO << 24) \ macro`

Completed in 7 milliseconds