Searched refs:CLK_DIV_ISP2_VAL (Results 1 – 2 of 2) sorted by relevance
| /u-boot/arch/arm/mach-exynos/ | ||
| A D | exynos5_setup.h | 210 #define CLK_DIV_ISP2_VAL 0x1 macro |
| A D | clock_init_exynos5.c | 770 writel(CLK_DIV_ISP2_VAL, &clk->div_isp2); in exynos5250_system_clock_init() |
Completed in 6 milliseconds