Home
last modified time | relevance | path

Searched refs:CLK_MHZ (Results 1 – 4 of 4) sorted by relevance

/u-boot/arch/mips/mach-pic32/
A Dcpu.c24 #define CLK_MHZ(x) ((x) / 1000000) macro
156 CLK_MHZ(rate(PLLCLK))); in soc_clk_dump()
158 printf("CPU Speed: %lu MHz\n", CLK_MHZ(rate(PB7CLK))); in soc_clk_dump()
160 printf("MPLL Speed: %lu MHz\n", CLK_MHZ(rate(MPLL))); in soc_clk_dump()
164 CLK_MHZ(rate(i))); in soc_clk_dump()
168 CLK_MHZ(rate(i))); in soc_clk_dump()
/u-boot/board/synopsys/hsdk/
A Dhsdk.c1098 soc_clk_ctl("cpu-clk", NULL, CLK_PRINT | CLK_MHZ); in do_hsdk_clock_print()
1099 soc_clk_ctl("tun-clk", NULL, CLK_PRINT | CLK_MHZ); in do_hsdk_clock_print()
1100 soc_clk_ctl("axi-clk", NULL, CLK_PRINT | CLK_MHZ); in do_hsdk_clock_print()
1101 soc_clk_ctl("ddr-clk", NULL, CLK_PRINT | CLK_MHZ); in do_hsdk_clock_print()
1117 soc_clk_ctl("cpu-pll", NULL, CLK_PRINT | CLK_MHZ); in do_hsdk_clock_print_all()
1118 soc_clk_ctl("cpu-clk", NULL, CLK_PRINT | CLK_MHZ); in do_hsdk_clock_print_all()
1122 soc_clk_ctl("sys-pll", NULL, CLK_PRINT | CLK_MHZ); in do_hsdk_clock_print_all()
1123 soc_clk_ctl("apb-clk", NULL, CLK_PRINT | CLK_MHZ); in do_hsdk_clock_print_all()
1124 soc_clk_ctl("axi-clk", NULL, CLK_PRINT | CLK_MHZ); in do_hsdk_clock_print_all()
1125 soc_clk_ctl("eth-clk", NULL, CLK_PRINT | CLK_MHZ); in do_hsdk_clock_print_all()
[all …]
A Dclk-lib.c42 priv_rate = ctl & CLK_MHZ ? (*rate) * HZ_IN_MHZ : *rate; in soc_clk_ctl()
62 if (ctl & CLK_MHZ) in soc_clk_ctl()
68 if ((ctl & CLK_PRINT) && (ctl & CLK_MHZ)) in soc_clk_ctl()
A Dclk-lib.h19 CLK_MHZ = BIT(5) /* all values in MHZ instead of HZ */ enumerator

Completed in 7 milliseconds