Home
last modified time | relevance | path

Searched refs:CLK_ROOT_PRE_DIV (Results 1 – 6 of 6) sorted by relevance

/u-boot/arch/arm/mach-imx/mx7/
A Dclock.c91 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1) | in enable_usboh3_clk()
566 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1) | in init_clk_esdhc()
571 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1) | in init_clk_esdhc()
576 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1) | in init_clk_esdhc()
601 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1) | in init_clk_uart()
606 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1) | in init_clk_uart()
611 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1) | in init_clk_uart()
616 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1) | in init_clk_uart()
621 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1) | in init_clk_uart()
626 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1) | in init_clk_uart()
[all …]
/u-boot/arch/arm/mach-imx/imx8m/
A Dclock_imx8mm.c151 CLK_ROOT_PRE_DIV(config->alt_pre_div)); in dram_enable_bypass()
154 CLK_ROOT_PRE_DIV(config->apb_pre_div)); in dram_enable_bypass()
165 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV5)); in dram_disable_bypass()
819 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1) | in set_clk_eqos()
824 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1) | in set_clk_eqos()
830 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1) | in set_clk_eqos()
866 val |= CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1) | in imx_eqos_txclk_set_rate()
909 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1) | in set_clk_enet()
914 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1) | in set_clk_enet()
920 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1) | in set_clk_enet()
A Dclock_imx8mq.c377 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV8)); in mxs_set_lcdclk()
505 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1) | in set_clk_enet()
510 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1) | in set_clk_enet()
516 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV1) | in set_clk_enet()
561 CLK_ROOT_PRE_DIV(config->alt_pre_div)); in dram_enable_bypass()
564 CLK_ROOT_PRE_DIV(config->apb_pre_div)); in dram_enable_bypass()
575 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV5)); in dram_disable_bypass()
/u-boot/drivers/ddr/imx/imx8m/
A Dddr_init.c114 CLK_ROOT_PRE_DIV(CLK_ROOT_PRE_DIV4)); in ddr_init()
/u-boot/arch/arm/include/asm/arch-imx8m/
A Dclock.h230 #define CLK_ROOT_PRE_DIV(n) (((n) << 16) & 0x00070000) macro
/u-boot/arch/arm/include/asm/arch-mx7/
A Dcrm_regs.h2109 #define CLK_ROOT_PRE_DIV(n) ((n << CLK_ROOT_PRE_DIV_SHIFT) & CLK_ROOT_PRE_DIV_MASK) macro

Completed in 27 milliseconds