Home
last modified time | relevance | path

Searched refs:CLK_SPI0 (Results 1 – 25 of 37) sorted by relevance

12

/u-boot/include/dt-bindings/clock/
A Dmicrochip-mpfs-clock.h24 #define CLK_SPI0 13 macro
A Dsun8i-v3s-ccu.h87 #define CLK_SPI0 55 macro
A Dsun8i-a23-a33-ccu.h95 #define CLK_SPI0 70 macro
A Dsun5i-ccu.h73 #define CLK_SPI0 69 macro
A Dsun8i-a83t-ccu.h107 #define CLK_SPI0 70 macro
A Dactions,s700-cmu.h79 #define CLK_SPI0 54 macro
A Dsun50i-a64-ccu.h102 #define CLK_SPI0 80 macro
A Dsun8i-h3-ccu.h115 #define CLK_SPI0 82 macro
A Dactions,s900-cmu.h80 #define CLK_SPI0 62 macro
A Dsun50i-h616-ccu.h63 #define CLK_SPI0 77 macro
A Dsun9i-a80-ccu.h73 #define CLK_SPI0 47 macro
A Dsun50i-h6-ccu.h66 #define CLK_SPI0 80 macro
A Dsun6i-a31-ccu.h127 #define CLK_SPI0 93 macro
A Dsun8i-r40-ccu.h133 #define CLK_SPI0 113 macro
A Dsun4i-a10-ccu.h143 #define CLK_SPI0 112 macro
/u-boot/drivers/clk/sunxi/
A Dclk_v3s.c27 [CLK_SPI0] = GATE(0x0a0, BIT(31)),
A Dclk_a10s.c33 [CLK_SPI0] = GATE(0x0a0, BIT(31)),
A Dclk_a10.c43 [CLK_SPI0] = GATE(0x0a0, BIT(31)),
A Dclk_a23.c32 [CLK_SPI0] = GATE(0x0a0, BIT(31)),
A Dclk_a64.c35 [CLK_SPI0] = GATE(0x0a0, BIT(31)),
A Dclk_a80.c17 [CLK_SPI0] = GATE(0x430, BIT(31)),
A Dclk_a83t.c34 [CLK_SPI0] = GATE(0x0a0, BIT(31)),
A Dclk_h6.c25 [CLK_SPI0] = GATE(0x940, BIT(31)),
A Dclk_a31.c40 [CLK_SPI0] = GATE(0x0a0, BIT(31)),
A Dclk_h3.c40 [CLK_SPI0] = GATE(0x0a0, BIT(31)),

Completed in 27 milliseconds

12