CLK_SRC_LEFTBUS_VAL (reference) in projects: u-boot

Searched refs:CLK_SRC_LEFTBUS_VAL (Results 1 – 2 of 2) sorted by relevance

/u-boot/arch/arm/mach-exynos/
A D	clock_init_exynos4.c	`51 writel(CLK_SRC_LEFTBUS_VAL, &clk->src_leftbus); in system_clock_init()`
A D	exynos4_setup.h	`155 #define CLK_SRC_LEFTBUS_VAL (MUX_GDL_SEL_SCLKMPLL) macro`

Completed in 5 milliseconds