Searched refs:CLK_TOP_A2SYS_HP_SEL (Results 1 – 2 of 2) sorted by relevance
84 #define CLK_TOP_A2SYS_HP_SEL 71 macro
334 MUX_GATE(CLK_TOP_A2SYS_HP_SEL, a1sys_hp_parents, 0x70, 24, 3, 31),
Completed in 5 milliseconds