Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL12_CK_DIV0 (Results 1 – 4 of 4) sorted by relevance

/u-boot/include/dt-bindings/clock/
A Dmt8516-clk.h113 #define CLK_TOP_APLL12_CK_DIV0 89 macro
A Dmt8518-clk.h143 #define CLK_TOP_APLL12_CK_DIV0 121 macro
/u-boot/drivers/clk/mediatek/
A Dclk-mt8516.c723 GATE_TOP5(CLK_TOP_APLL12_DIV0, CLK_TOP_APLL12_CK_DIV0, 0),
A Dclk-mt8518.c1443 GATE_TOP3(CLK_TOP_APLL12_DIV0, CLK_TOP_APLL12_CK_DIV0, 0),

Completed in 11 milliseconds