Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL12_DIV3 (Results 1 – 5 of 5) sorted by relevance

/u-boot/include/dt-bindings/clock/
A Dmt8516-clk.h210 #define CLK_TOP_APLL12_DIV3 85 macro
A Dmt8518-clk.h217 #define CLK_TOP_APLL12_DIV3 68 macro
A Dmt8183-clk.h115 #define CLK_TOP_APLL12_DIV3 79 macro
/u-boot/drivers/clk/mediatek/
A Dclk-mt8516.c726 GATE_TOP5(CLK_TOP_APLL12_DIV3, CLK_TOP_APLL12_CK_DIV3, 3),
A Dclk-mt8518.c1444 GATE_TOP3(CLK_TOP_APLL12_DIV3, CLK_TOP_APLL12_CK_DIV3, 3),

Completed in 10 milliseconds