Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL12_DIV4 (Results 1 – 5 of 5) sorted by relevance

/u-boot/include/dt-bindings/clock/
A Dmt8516-clk.h211 #define CLK_TOP_APLL12_DIV4 86 macro
A Dmt8518-clk.h218 #define CLK_TOP_APLL12_DIV4 69 macro
A Dmt8183-clk.h116 #define CLK_TOP_APLL12_DIV4 80 macro
/u-boot/drivers/clk/mediatek/
A Dclk-mt8516.c727 GATE_TOP5(CLK_TOP_APLL12_DIV4, CLK_TOP_APLL12_CK_DIV4, 4),
A Dclk-mt8518.c1445 GATE_TOP3(CLK_TOP_APLL12_DIV4, CLK_TOP_APLL12_CK_DIV4, 4),

Completed in 12 milliseconds