Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL_SEL (Results 1 – 2 of 2) sorted by relevance

/u-boot/include/dt-bindings/clock/
A Dmt7623-clk.h123 #define CLK_TOP_APLL_SEL 109 macro
/u-boot/drivers/clk/mediatek/
A Dclk-mt7623.c539 MUX_GATE(CLK_TOP_APLL_SEL, apll_parents, 0x90, 16, 3, 23),

Completed in 8 milliseconds