Home
last modified time | relevance | path

Searched refs:CLK_TOP_AUD_ENGEN2_SEL (Results 1 – 2 of 2) sorted by relevance

/u-boot/include/dt-bindings/clock/
A Dmt8516-clk.h96 #define CLK_TOP_AUD_ENGEN2_SEL 72 macro
/u-boot/drivers/clk/mediatek/
A Dclk-mt8516.c521 MUX(CLK_TOP_AUD_ENGEN2_SEL, aud_engen2_parents, 0x040, 26, 2),
707 GATE_TOP3(CLK_TOP_RG_AUD_ENGEN2, CLK_TOP_AUD_ENGEN2_SEL, 11),

Completed in 5 milliseconds