Home
last modified time | relevance | path

Searched refs:CLK_TOP_AUD_INTBUS_SEL (Results 1 – 8 of 8) sorted by relevance

/u-boot/include/dt-bindings/clock/
A Dmt8512-clk.h80 #define CLK_TOP_AUD_INTBUS_SEL 69 macro
A Dmt7629-clk.h104 #define CLK_TOP_AUD_INTBUS_SEL 90 macro
A Dmt8516-clk.h82 #define CLK_TOP_AUD_INTBUS_SEL 58 macro
A Dmt7622-clk.h86 #define CLK_TOP_AUD_INTBUS_SEL 73 macro
/u-boot/drivers/clk/mediatek/
A Dclk-mt7622.c338 MUX_GATE(CLK_TOP_AUD_INTBUS_SEL, aud_intbus_parents, 0x80, 8, 2, 15),
387 GATE_INFRA(CLK_INFRA_AUDIO_PD, CLK_TOP_AUD_INTBUS_SEL, 5),
A Dclk-mt7629.c137 FACTOR1(CLK_TOP_F_FAUD_INTBUS, CLK_TOP_AUD_INTBUS_SEL, 1, 1),
391 MUX_GATE(CLK_TOP_AUD_INTBUS_SEL, aud_intbus_parents, 0x80, 8, 2, 15),
A Dclk-mt8512.c486 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_AUD_INTBUS_SEL, aud_intbus_parents,
A Dclk-mt8516.c505 MUX(CLK_TOP_AUD_INTBUS_SEL, aud_intbus_parents, 0x000, 27, 3),

Completed in 13 milliseconds