Home
last modified time | relevance | path

Searched refs:CLK_TOP_EMMC_HCLK_SEL (Results 1 – 2 of 2) sorted by relevance

/u-boot/include/dt-bindings/clock/
A Dmt7623-clk.h126 #define CLK_TOP_EMMC_HCLK_SEL 112 macro
/u-boot/drivers/clk/mediatek/
A Dclk-mt7623.c543 MUX_GATE(CLK_TOP_EMMC_HCLK_SEL, emmc_hclk_parents, 0xA0, 24, 2, 31),
666 GATE_PERI0(CLK_PERI_MSDC50_3, CLK_TOP_EMMC_HCLK_SEL, 17),

Completed in 6 milliseconds