Searched refs:CLK_TOP_MSDC30_3_SEL (Results 1 – 2 of 2) sorted by relevance

/u-boot/include/dt-bindings/clock/
A D	mt7623-clk.h	139 #define CLK_TOP_MSDC30_3_SEL 125 macro
/u-boot/drivers/clk/mediatek/
A D	clk-mt7623.c	561 MUX_GATE(CLK_TOP_MSDC30_3_SEL, msdc30_parents, 0xE0, 8, 3, 15), 665 GATE_PERI0(CLK_PERI_MSDC30_3, CLK_TOP_MSDC30_3_SEL, 16),

Completed in 5 milliseconds

Last Index update Sat Jun 03 09:59:21 CST 2023