Searched refs:CLK_TOP_NR_SEL (Results 1 – 2 of 2) sorted by relevance
| /u-boot/include/dt-bindings/clock/ | ||
| A D | mt7623-clk.h | 129 #define CLK_TOP_NR_SEL 115 macro |
| /u-boot/drivers/clk/mediatek/ | ||
| A D | clk-mt7623.c | 547 MUX_GATE(CLK_TOP_NR_SEL, nr_osd_parents, 0xB0, 16, 3, 23), |
Completed in 5 milliseconds