Home
last modified time | relevance | path

Searched refs:CLK_TOP_PCIE0_PIPE_EN (Results 1 – 4 of 4) sorted by relevance

/u-boot/include/dt-bindings/clock/
A Dmt7629-clk.h14 #define CLK_TOP_PCIE0_PIPE_EN 2 macro
A Dmt7622-clk.h13 #define CLK_TOP_PCIE0_PIPE_EN 2 macro
/u-boot/drivers/clk/mediatek/
A Dclk-mt7622.c83 FIXED_CLK(CLK_TOP_PCIE0_PIPE_EN, CLK_XTAL, 125000000),
483 GATE_PCIE(CLK_PCIE_P0_PIPE_EN, CLK_TOP_PCIE0_PIPE_EN, 23),
A Dclk-mt7629.c77 FIXED_CLK(CLK_TOP_PCIE0_PIPE_EN, CLK_XTAL, 125000000),

Completed in 8 milliseconds