Home
last modified time | relevance | path

Searched refs:CLK_TOP_SCP_SEL (Results 1 – 6 of 6) sorted by relevance

/u-boot/include/dt-bindings/clock/
A Dmt7629-clk.h106 #define CLK_TOP_SCP_SEL 92 macro
A Dmt7622-clk.h88 #define CLK_TOP_SCP_SEL 75 macro
A Dmt7623-clk.h118 #define CLK_TOP_SCP_SEL 104 macro
/u-boot/drivers/clk/mediatek/
A Dclk-mt7622.c340 MUX_GATE(CLK_TOP_SCP_SEL, ddrphycfg_parents, 0x80, 24, 2, 31),
A Dclk-mt7629.c393 MUX_GATE(CLK_TOP_SCP_SEL, scp_parents, 0x80, 24, 2, 31),
A Dclk-mt7623.c533 MUX_GATE(CLK_TOP_SCP_SEL, scp_parents, 0x80, 8, 2, 15),

Completed in 12 milliseconds