Home
last modified time | relevance | path

Searched refs:CLK_TOP_SGMIIPLL_D2 (Results 1 – 5 of 5) sorted by relevance

/u-boot/include/dt-bindings/clock/
A Dmt7629-clk.h68 #define CLK_TOP_SGMIIPLL_D2 55 macro
A Dmt7622-clk.h60 #define CLK_TOP_SGMIIPLL_D2 48 macro
/u-boot/drivers/clk/mediatek/
A Dclk-mt7629.c93 FACTOR1(CLK_TOP_TXCLK_SRC_PRE, CLK_TOP_SGMIIPLL_D2, 1, 1),
133 FACTOR0(CLK_TOP_SGMIIPLL_D2, CLK_APMIXED_SGMIPLL, 1, 2),
180 CLK_TOP_SGMIIPLL_D2,
192 CLK_TOP_SGMIIPLL_D2
A Dclk-mt7622.c98 FACTOR1(CLK_TOP_TXCLK_SRC_PRE, CLK_TOP_SGMIIPLL_D2, 1, 1),
132 FACTOR0(CLK_TOP_SGMIIPLL_D2, CLK_APMIXED_SGMIPLL, 1, 2),
/u-boot/arch/arm/dts/
A Dmt7629.dtsi313 <&topckgen CLK_TOP_SGMIIPLL_D2>;

Completed in 8 milliseconds