Home
last modified time | relevance | path

Searched refs:CLK_TOP_SYSPLL1_D16 (Results 1 – 6 of 6) sorted by relevance

/u-boot/include/dt-bindings/clock/
A Dmt8512-clk.h16 #define CLK_TOP_SYSPLL1_D16 5 macro
A Dmt7629-clk.h41 #define CLK_TOP_SYSPLL1_D16 28 macro
A Dmt7623-clk.h36 #define CLK_TOP_SYSPLL1_D16 23 macro
/u-boot/drivers/clk/mediatek/
A Dclk-mt7629.c106 FACTOR0(CLK_TOP_SYSPLL1_D16, CLK_APMIXED_MAINPLL, 1, 32),
284 CLK_TOP_SYSPLL1_D16
298 CLK_TOP_SYSPLL1_D16,
A Dclk-mt7623.c111 FACTOR1(CLK_TOP_SYSPLL1_D16, CLK_TOP_SYSPLL_D2, 1, 16),
304 CLK_TOP_SYSPLL1_D16,
412 CLK_TOP_SYSPLL1_D16,
A Dclk-mt8512.c81 FACTOR0(CLK_TOP_SYSPLL1_D16, CLK_APMIXED_MAINPLL, 1, 32),
386 CLK_TOP_SYSPLL1_D16,

Completed in 11 milliseconds