Searched refs:CLK_TOP_SYSPLL_D7 (Results 1 – 8 of 8) sorted by relevance
/u-boot/drivers/clk/mediatek/ |
A D | clk-mt8183.c | 88 FACTOR(CLK_TOP_SYSPLL_D7, CLK_APMIXED_MAINPLL, 1, 108 FACTOR(CLK_TOP_SYSPLL_D7_D2, CLK_TOP_SYSPLL_D7, 1, 110 FACTOR(CLK_TOP_SYSPLL_D7_D4, CLK_TOP_SYSPLL_D7, 1, 198 CLK_TOP_SYSPLL_D7, 372 CLK_TOP_SYSPLL_D7, 380 CLK_TOP_SYSPLL_D7,
|
A D | clk-mt7629.c | 113 FACTOR0(CLK_TOP_SYSPLL_D7, CLK_APMIXED_MAINPLL, 1, 7), 211 CLK_TOP_SYSPLL_D7 264 CLK_TOP_SYSPLL_D7, 275 CLK_TOP_SYSPLL_D7,
|
A D | clk-mt7623.c | 107 FACTOR0(CLK_TOP_SYSPLL_D7, CLK_APMIXED_MAINPLL, 1, 7), 117 FACTOR1(CLK_TOP_SYSPLL4_D2, CLK_TOP_SYSPLL_D7, 1, 2), 118 FACTOR1(CLK_TOP_SYSPLL4_D4, CLK_TOP_SYSPLL_D7, 1, 4), 364 CLK_TOP_SYSPLL_D7,
|
A D | clk-mt8512.c | 88 FACTOR0(CLK_TOP_SYSPLL_D7, CLK_APMIXED_MAINPLL, 1, 7), 315 CLK_TOP_SYSPLL_D7,
|
/u-boot/include/dt-bindings/clock/ |
A D | mt8512-clk.h | 23 #define CLK_TOP_SYSPLL_D7 12 macro
|
A D | mt7629-clk.h | 48 #define CLK_TOP_SYSPLL_D7 35 macro
|
A D | mt8183-clk.h | 45 #define CLK_TOP_SYSPLL_D7 9 macro
|
A D | mt7623-clk.h | 32 #define CLK_TOP_SYSPLL_D7 19 macro
|
Completed in 16 milliseconds