Home
last modified time | relevance | path

Searched refs:CLK_TOP_TVE_SEL (Results 1 – 2 of 2) sorted by relevance

/u-boot/include/dt-bindings/clock/
A Dmt7623-clk.h121 #define CLK_TOP_TVE_SEL 107 macro
/u-boot/drivers/clk/mediatek/
A Dclk-mt7623.c537 MUX_GATE(CLK_TOP_TVE_SEL, dpi0_tve_parents, 0x90, 0, 3, 7),

Completed in 6 milliseconds