Searched refs:CLK_USB_PHY1 (Results 1 – 25 of 26) sorted by relevance
12
| /u-boot/include/dt-bindings/clock/ |
| A D | sun8i-a23-a33-ccu.h | 100 #define CLK_USB_PHY1 75 macro
|
| A D | sun5i-ccu.h | 82 #define CLK_USB_PHY1 78 macro
|
| A D | sun8i-a83t-ccu.h | 115 #define CLK_USB_PHY1 78 macro
|
| A D | sun50i-a64-ccu.h | 109 #define CLK_USB_PHY1 87 macro
|
| A D | sun8i-h3-ccu.h | 122 #define CLK_USB_PHY1 89 macro
|
| A D | sun50i-h616-ccu.h | 85 #define CLK_USB_PHY1 99 macro
|
| A D | sun50i-h6-ccu.h | 92 #define CLK_USB_PHY1 106 macro
|
| A D | sun6i-a31-ccu.h | 135 #define CLK_USB_PHY1 101 macro
|
| A D | sun8i-r40-ccu.h | 145 #define CLK_USB_PHY1 125 macro
|
| /u-boot/drivers/clk/sunxi/ |
| A D | clk_a10s.c | 39 [CLK_USB_PHY1] = GATE(0x0cc, BIT(9)),
|
| A D | clk_a23.c | 36 [CLK_USB_PHY1] = GATE(0x0cc, BIT(9)),
|
| A D | clk_a64.c | 39 [CLK_USB_PHY1] = GATE(0x0cc, BIT(9)),
|
| A D | clk_a83t.c | 38 [CLK_USB_PHY1] = GATE(0x0cc, BIT(9)),
|
| A D | clk_h6.c | 36 [CLK_USB_PHY1] = GATE(0xa74, BIT(29)),
|
| A D | clk_a31.c | 46 [CLK_USB_PHY1] = GATE(0x0cc, BIT(9)),
|
| A D | clk_h3.c | 44 [CLK_USB_PHY1] = GATE(0x0cc, BIT(9)),
|
| A D | clk_h616.c | 39 [CLK_USB_PHY1] = GATE(0xa74, BIT(29)),
|
| A D | clk_r40.c | 50 [CLK_USB_PHY1] = GATE(0x0cc, BIT(9)),
|
| /u-boot/arch/arm/dts/ |
| A D | sun50i-h616.dtsi | 524 <&ccu CLK_USB_PHY1>,
|
| A D | sun8i-a23-a33.dtsi | 227 <&ccu CLK_USB_PHY1>;
|
| A D | sun8i-r40.dtsi | 254 <&ccu CLK_USB_PHY1>,
|
| A D | sun50i-h6.dtsi | 722 clocks = <&ccu CLK_USB_PHY1>;
|
| A D | sun8i-a83t.dtsi | 577 <&ccu CLK_USB_PHY1>,
|
| A D | sunxi-h3-h5.dtsi | 269 <&ccu CLK_USB_PHY1>,
|
| A D | sun50i-a64.dtsi | 575 <&ccu CLK_USB_PHY1>;
|
Completed in 48 milliseconds
12