Home
last modified time | relevance | path

Searched refs:CLOCK_ID_PERIPH (Results 1 – 20 of 20) sorted by relevance

/u-boot/arch/arm/mach-tegra/tegra20/
A Dclock.c756 { PERIPH_ID_SPI1, CLOCK_ID_PERIPH },
757 { PERIPH_ID_SBC1, CLOCK_ID_PERIPH },
758 { PERIPH_ID_SBC2, CLOCK_ID_PERIPH },
759 { PERIPH_ID_SBC3, CLOCK_ID_PERIPH },
760 { PERIPH_ID_SBC4, CLOCK_ID_PERIPH },
761 { PERIPH_ID_HOST1X, CLOCK_ID_PERIPH },
764 { PERIPH_ID_SDMMC1, CLOCK_ID_PERIPH },
765 { PERIPH_ID_SDMMC2, CLOCK_ID_PERIPH },
770 { PERIPH_ID_I2C1, CLOCK_ID_PERIPH },
771 { PERIPH_ID_I2C2, CLOCK_ID_PERIPH },
[all …]
/u-boot/arch/arm/mach-tegra/tegra114/
A Dclock.c738 { PERIPH_ID_SBC1, CLOCK_ID_PERIPH },
739 { PERIPH_ID_SBC2, CLOCK_ID_PERIPH },
740 { PERIPH_ID_SBC3, CLOCK_ID_PERIPH },
741 { PERIPH_ID_SBC4, CLOCK_ID_PERIPH },
742 { PERIPH_ID_SBC5, CLOCK_ID_PERIPH },
743 { PERIPH_ID_SBC6, CLOCK_ID_PERIPH },
752 { PERIPH_ID_I2C1, CLOCK_ID_PERIPH },
753 { PERIPH_ID_I2C2, CLOCK_ID_PERIPH },
754 { PERIPH_ID_I2C3, CLOCK_ID_PERIPH },
755 { PERIPH_ID_I2C4, CLOCK_ID_PERIPH },
[all …]
/u-boot/arch/arm/mach-tegra/tegra30/
A Dclock.c802 { PERIPH_ID_SBC1, CLOCK_ID_PERIPH },
803 { PERIPH_ID_SBC2, CLOCK_ID_PERIPH },
804 { PERIPH_ID_SBC3, CLOCK_ID_PERIPH },
805 { PERIPH_ID_SBC4, CLOCK_ID_PERIPH },
806 { PERIPH_ID_SBC5, CLOCK_ID_PERIPH },
807 { PERIPH_ID_SBC6, CLOCK_ID_PERIPH },
808 { PERIPH_ID_HOST1X, CLOCK_ID_PERIPH },
817 { PERIPH_ID_I2C1, CLOCK_ID_PERIPH },
818 { PERIPH_ID_I2C2, CLOCK_ID_PERIPH },
819 { PERIPH_ID_I2C3, CLOCK_ID_PERIPH },
[all …]
/u-boot/arch/arm/mach-tegra/
A Dclock.c568 if (clkid != CLOCK_ID_PERIPH) in clock_get_rate()
612 if (clkid == CLOCK_ID_PERIPH) { in clock_set_rate()
678 struct clk_pll *pll = get_pll(CLOCK_ID_PERIPH); in clock_verify()
695 pll_rate[CLOCK_ID_PERIPH] = clock_get_rate(CLOCK_ID_PERIPH); in clock_init()
707 debug("PLLP = %d\n", pll_rate[CLOCK_ID_PERIPH]); in clock_init()
769 clock_set_rate(CLOCK_ID_PERIPH, 408, 12, 0, 8); in tegra30_set_up_pllp()
774 clock_set_rate(CLOCK_ID_PERIPH, 408, 26, 0, 8); in tegra30_set_up_pllp()
779 clock_set_rate(CLOCK_ID_PERIPH, 408, 13, 0, 8); in tegra30_set_up_pllp()
797 writel(reg, &clkrst->crc_pll[CLOCK_ID_PERIPH].pll_out[0]); in tegra30_set_up_pllp()
803 writel(reg, &clkrst->crc_pll[CLOCK_ID_PERIPH].pll_out[0]); in tegra30_set_up_pllp()
[all …]
/u-boot/arch/arm/mach-tegra/tegra210/
A Dclock.c1247 { PERIPH_ID_SBC1, CLOCK_ID_PERIPH },
1248 { PERIPH_ID_SBC2, CLOCK_ID_PERIPH },
1249 { PERIPH_ID_SBC3, CLOCK_ID_PERIPH },
1250 { PERIPH_ID_SBC4, CLOCK_ID_PERIPH },
1251 { PERIPH_ID_SBC5, CLOCK_ID_PERIPH },
1252 { PERIPH_ID_SBC6, CLOCK_ID_PERIPH },
1259 { PERIPH_ID_I2C1, CLOCK_ID_PERIPH },
1260 { PERIPH_ID_I2C2, CLOCK_ID_PERIPH },
1261 { PERIPH_ID_I2C3, CLOCK_ID_PERIPH },
1262 { PERIPH_ID_I2C4, CLOCK_ID_PERIPH },
[all …]
/u-boot/arch/arm/mach-tegra/tegra124/
A Dclock.c1164 { PERIPH_ID_SBC1, CLOCK_ID_PERIPH },
1165 { PERIPH_ID_SBC2, CLOCK_ID_PERIPH },
1166 { PERIPH_ID_SBC3, CLOCK_ID_PERIPH },
1167 { PERIPH_ID_SBC4, CLOCK_ID_PERIPH },
1168 { PERIPH_ID_SBC5, CLOCK_ID_PERIPH },
1169 { PERIPH_ID_SBC6, CLOCK_ID_PERIPH },
1177 { PERIPH_ID_I2C1, CLOCK_ID_PERIPH },
1178 { PERIPH_ID_I2C2, CLOCK_ID_PERIPH },
1179 { PERIPH_ID_I2C3, CLOCK_ID_PERIPH },
1180 { PERIPH_ID_I2C4, CLOCK_ID_PERIPH },
[all …]
/u-boot/arch/arm/include/asm/arch-tegra20/
A Dclock-tables.h17 CLOCK_ID_PERIPH, enumerator
/u-boot/drivers/spi/
A Dtegra20_sflash.c130 clock_start_periph_pll(priv->periph_id, CLOCK_ID_PERIPH, in tegra20_sflash_probe()
144 clock_start_periph_pll(priv->periph_id, CLOCK_ID_PERIPH, in tegra20_sflash_claim_bus()
A Dtegra20_slink.c136 clock_start_periph_pll(priv->periph_id, CLOCK_ID_PERIPH, in tegra30_spi_probe()
150 clock_start_periph_pll(priv->periph_id, CLOCK_ID_PERIPH, in tegra30_spi_claim_bus()
A Dtegra114_spi.c143 rate = clock_start_periph_pll(priv->periph_id, CLOCK_ID_PERIPH, in tegra114_spi_probe()
A Dtegra210_qspi.c142 clock_start_periph_pll(priv->periph_id, CLOCK_ID_PERIPH, priv->freq); in tegra210_qspi_probe()
/u-boot/arch/arm/include/asm/arch-tegra114/
A Dclock-tables.h16 CLOCK_ID_PERIPH, enumerator
/u-boot/arch/arm/include/asm/arch-tegra30/
A Dclock-tables.h16 CLOCK_ID_PERIPH, enumerator
/u-boot/arch/arm/include/asm/arch-tegra124/
A Dclock-tables.h17 CLOCK_ID_PERIPH, enumerator
/u-boot/arch/arm/include/asm/arch-tegra210/
A Dclock-tables.h17 CLOCK_ID_PERIPH, enumerator
/u-boot/drivers/mmc/
A Dtegra_mmc.c391 CLOCK_ID_PERIPH, 24727273, NULL); in tegra_mmc_change_clock()
397 clock_adjust_periph_pll_div(priv->mmc_id, CLOCK_ID_PERIPH, in tegra_mmc_change_clock()
/u-boot/drivers/mtd/nand/raw/
A Dtegra_nand.c864 CLOCK_ID_PERIPH) / 1000000; in setup_timing()
961 clock_start_periph_pll(PERIPH_ID_NDFLASH, CLOCK_ID_PERIPH, 52000000); in tegra_probe()
/u-boot/drivers/video/
A Dtegra.c282 clock_start_periph_pll(PERIPH_ID_HOST1X, CLOCK_ID_PERIPH, in tegra_display_probe()
/u-boot/drivers/video/tegra124/
A Ddisplay.c437 clock_start_periph_pll(PERIPH_ID_HOST1X, CLOCK_ID_PERIPH, 408000000); in tegra124_lcd_init()
/u-boot/drivers/usb/host/
A Dehci-tegra.c597 clock_set_pllout(CLOCK_ID_PERIPH, PLL_OUT4, CONFIG_ULPI_REF_CLK); in init_ulpi_usb_controller()

Completed in 35 milliseconds