Home
last modified time | relevance | path

Searched refs:CONFIG_DDR_HCLK (Results 1 – 5 of 5) sorted by relevance

/u-boot/arch/arm/cpu/arm926ejs/spear/
A Dspr600_mt47h32m16_37e_166_cl4_sync.c9 #if (CONFIG_DDR_HCLK)
A Dspear600.c80 #if (CONFIG_DDR_HCLK) in plat_ddr_init()
A Dspl.c42 #if (CONFIG_DDR_HCLK) in ddr_clock_init()
/u-boot/include/configs/
A Dx600.h210 #define CONFIG_DDR_HCLK 0 macro
/u-boot/scripts/
A Dconfig_whitelist.txt263 CONFIG_DDR_HCLK

Completed in 8 milliseconds