Home
last modified time | relevance | path

Searched refs:CONFIG_DDR_PLL2 (Results 1 – 7 of 7) sorted by relevance

/u-boot/arch/arm/cpu/arm926ejs/spear/
A Dspr600_mt47h32m16_333_cl5_psync.c9 #if (CONFIG_DDR_PLL2 || CONFIG_DDR_2HCLK)
12 #if (CONFIG_DDR_PLL2)
A Dspr600_mt47h64m16_3_333_cl5_psync.c9 #if (CONFIG_DDR_PLL2 || CONFIG_DDR_2HCLK)
12 #if (CONFIG_DDR_PLL2)
A Dspr600_mt47h128m8_3_266_cl5_async.c9 #if (CONFIG_DDR_PLL2)
A Dspear600.c84 #elif (CONFIG_DDR_PLL2) in plat_ddr_init()
A Dspl.c46 #elif (CONFIG_DDR_PLL2) in ddr_clock_init()
/u-boot/include/configs/
A Dx600.h211 #define CONFIG_DDR_PLL2 0 macro
/u-boot/scripts/
A Dconfig_whitelist.txt270 CONFIG_DDR_PLL2

Completed in 9 milliseconds