Home
last modified time | relevance | path

Searched refs:CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TMRD (Results 1 – 15 of 15) sorted by relevance

/u-boot/board/altera/arria5-socdk/qts/
A Dsdram_config.h45 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TMRD 4 macro
/u-boot/board/altera/cyclone5-socdk/qts/
A Dsdram_config.h45 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TMRD 4 macro
/u-boot/board/aries/mcvevk/qts/
A Dsdram_config.h45 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TMRD 4 macro
/u-boot/board/is1/qts/
A Dsdram_config.h45 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TMRD 4 macro
/u-boot/board/keymile/secu1/qts/
A Dsdram_config.h46 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TMRD 2 macro
/u-boot/board/softing/vining_fpga/qts/
A Dsdram_config.h45 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TMRD 4 macro
/u-boot/board/sr1500/qts/
A Dsdram_config.h45 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TMRD 4 macro
/u-boot/board/devboards/dbm-soc1/qts/
A Dsdram_config.h45 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TMRD 4 macro
/u-boot/board/ebv/socrates/qts/
A Dsdram_config.h45 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TMRD 4 macro
/u-boot/board/terasic/de10-nano/qts/
A Dsdram_config.h45 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TMRD 4 macro
/u-boot/board/terasic/de0-nano-soc/qts/
A Dsdram_config.h31 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TMRD 4 macro
/u-boot/board/terasic/de1-soc/qts/
A Dsdram_config.h49 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TMRD 4 macro
/u-boot/board/terasic/sockit/qts/
A Dsdram_config.h45 #define CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TMRD 4 macro
/u-boot/arch/arm/mach-socfpga/
A Dwrap_sdram_config.c64 (CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TMRD <<
/u-boot/scripts/
A Dconfig_whitelist.txt735 CONFIG_HPS_SDR_CTRLCFG_DRAMTIMING3_TMRD

Completed in 21 milliseconds