Searched refs:CONFIG_SYS_DDR_MODE_CONTROL (Results 1 – 8 of 8) sorted by relevance
/u-boot/board/freescale/corenet_ds/ |
A D | p4080ds_ddr.c | 68 #define CONFIG_SYS_DDR_MODE_CONTROL 0x00000000 macro 95 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL, 127 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL, 159 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL, 191 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL, 223 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL, 255 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL, 287 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL, 319 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL,
|
/u-boot/board/freescale/p1010rdb/ |
A D | ddr.c | 34 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL, 61 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL,
|
/u-boot/board/Arcturus/ucp1020/ |
A D | ddr.c | 99 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL, in fixed_sdram()
|
/u-boot/board/freescale/p1_p2_rdb_pc/ |
A D | ddr.c | 228 .ddr_sdram_md_cntl = CONFIG_SYS_DDR_MODE_CONTROL, in fixed_sdram()
|
/u-boot/include/configs/ |
A D | UCP1020.h | 200 #define CONFIG_SYS_DDR_MODE_CONTROL 0x00000000 macro
|
A D | P1010RDB.h | 222 #define CONFIG_SYS_DDR_MODE_CONTROL 0x00000000 macro
|
A D | p1_p2_rdb_pc.h | 211 #define CONFIG_SYS_DDR_MODE_CONTROL 0x00000000 macro
|
/u-boot/scripts/ |
A D | config_whitelist.txt | 2014 CONFIG_SYS_DDR_MODE_CONTROL
|
Completed in 15 milliseconds