Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_DDR_RAW_TIMING (Results 1 – 18 of 18) sorted by relevance

/u-boot/board/freescale/ls1043ardb/
A Dddr.c106 #ifdef CONFIG_SYS_DDR_RAW_TIMING
216 #ifdef CONFIG_SYS_DDR_RAW_TIMING in fsl_initdram()
228 #ifdef CONFIG_SYS_DDR_RAW_TIMING in fsl_initdram()
A Dddr.h47 #ifndef CONFIG_SYS_DDR_RAW_TIMING
/u-boot/board/freescale/t102xrdb/
A Dddr.c152 #ifdef CONFIG_SYS_DDR_RAW_TIMING
240 #ifndef CONFIG_SYS_DDR_RAW_TIMING in dram_init()
/u-boot/include/configs/
A Dls2080a_common.h30 #define CONFIG_SYS_DDR_RAW_TIMING macro
A Dls1043ardb.h23 #define CONFIG_SYS_DDR_RAW_TIMING macro
A DUCP1020.h176 #define CONFIG_SYS_DDR_RAW_TIMING macro
A Dls1021aqds.h90 #define CONFIG_SYS_DDR_RAW_TIMING macro
A DP1010RDB.h198 #define CONFIG_SYS_DDR_RAW_TIMING macro
A DT102xRDB.h195 #define CONFIG_SYS_DDR_RAW_TIMING macro
A Dp1_p2_rdb_pc.h181 #define CONFIG_SYS_DDR_RAW_TIMING macro
/u-boot/board/Arcturus/ucp1020/
A Dddr.c20 #ifdef CONFIG_SYS_DDR_RAW_TIMING
/u-boot/board/freescale/ls1021aqds/
A Dddr.c112 #ifdef CONFIG_SYS_DDR_RAW_TIMING
/u-boot/board/freescale/p1010rdb/
A Dddr.c19 #ifndef CONFIG_SYS_DDR_RAW_TIMING
/u-boot/board/freescale/p1_p2_rdb_pc/
A Dddr.c16 #ifdef CONFIG_SYS_DDR_RAW_TIMING
/u-boot/drivers/ddr/fsl/
A Dmain.c534 #ifdef CONFIG_SYS_DDR_RAW_TIMING in fsl_ddr_compute()
571 #elif defined(CONFIG_SYS_DDR_RAW_TIMING) in fsl_ddr_compute()
/u-boot/arch/powerpc/cpu/mpc85xx/
A Dcpu.c454 defined(CONFIG_SYS_DDR_RAW_TIMING) in dram_init()
/u-boot/scripts/
A Dconfig_whitelist.txt2017 CONFIG_SYS_DDR_RAW_TIMING
/u-boot/
A DREADME2820 - CONFIG_SYS_DDR_RAW_TIMING

Completed in 27 milliseconds