Home
last modified time | relevance | path

Searched refs:CORE (Results 1 – 9 of 9) sorted by relevance

/u-boot/doc/
A DREADME.mpc85xxcds146 SW3=XX00XXXX == CORE:CCB 2:1
147 XX01XXXX == CORE:CCB 5:2
148 XX10XXXX == CORE:CCB 3:1
149 XX11XXXX == CORE:CCB 7:2
176 SW3=X000XXXX == CORE:CCB 4:1
177 X001XXXX == CORE:CCB 9:2
178 X010XXXX == CORE:CCB 1:1
179 X011XXXX == CORE:CCB 3:2
180 X100XXXX == CORE:CCB 2:1
181 X101XXXX == CORE:CCB 5:2
[all …]
A DREADME.rockchip443 INF [0x0] TEE-CORE:init_primary_helper:337: Initializing (1.1.0-195-g8f090d20 #6 Fri Dec 7 06:11:2…
445 INF [0x0] TEE-CORE:init_primary_helper:338: Release version: 1.2
447 INF [0x0] TEE-CORE:init_teecore:83: teecore inits done
/u-boot/include/power/
A Dtps65910.h12 #define CORE 1 macro
/u-boot/arch/arm/dts/
A Domap5-core-thermal.dtsi2 * Device Tree Source for OMAP543x SoC CORE thermal
/u-boot/board/siemens/pxm2/
A Dboard.c93 #define CORE 1 macro
160 voltage_update(CORE, PMIC_OP_REG_SEL_1_1_3)) { in spl_siemens_board_init()
/u-boot/board/phytec/phycore_am335x_r2/
A Dboard.c217 if (tps65910_voltage_update(CORE, TPS65910_OP_REG_SEL_1_1_0)) in scale_vcores_generic()
/u-boot/arch/arm/cpu/armv7/ls102xa/
A Dpsci.S147 @ Enable CORE Soft Reset
167 @ Disable CORE soft reset
/u-boot/board/vscom/baltos/
A Dboard.c213 if (tps65910_voltage_update(CORE, TPS65910_OP_REG_SEL_1_1_3)) in am33xx_spl_board_init()
/u-boot/board/ti/am335x/
A Dboard.c460 if (tps65910_voltage_update(CORE, TPS65910_OP_REG_SEL_1_1_0)) in scale_vcores_generic()

Completed in 10 milliseconds