Home
last modified time | relevance | path

Searched refs:CORE_SW_RESET (Results 1 – 2 of 2) sorted by relevance

/u-boot/include/net/pfe_eth/pfe/
A Dcbus.h61 #define CORE_SW_RESET 0x00000002 macro
/u-boot/drivers/net/pfe_eth/
A Dpfe_hw.c624 writel(CORE_SW_RESET, base + BMU_CTRL); in bmu_reset()
627 while (readl(base + BMU_CTRL) & CORE_SW_RESET) in bmu_reset()
685 writel(CORE_SW_RESET, base + GPI_CTRL); in gpi_reset()
758 writel(CORE_SW_RESET, CLASS_TX_CTRL); in class_reset()

Completed in 4 milliseconds