Home
last modified time | relevance | path

Searched refs:CPU_DDR_CLOCK_CONTROL_CPU_POST_DIV_MASK (Results 1 – 1 of 1) sorted by relevance

/u-boot/arch/mips/mach-ath79/qca956x/
A Dclk.c138 #define CPU_DDR_CLOCK_CONTROL_CPU_POST_DIV_MASK 0x000003e0 macro
140 (((x) << CPU_DDR_CLOCK_CONTROL_CPU_POST_DIV_LSB) & CPU_DDR_CLOCK_CONTROL_CPU_POST_DIV_MASK)

Completed in 3 milliseconds