CPU_DDR_CLOCK_CONTROL_DDR_POST_DIV (reference) in projects: u-boot

Searched refs:CPU_DDR_CLOCK_CONTROL_DDR_POST_DIV (Results 1 – 1 of 1) sorted by relevance

/u-boot/arch/mips/mach-ath79/qca956x/
A D	clk.c	`181 #define CPU_DDR_CLOCK_CONTROL_DDR_POST_DIV \ macro 274 CPU_DDR_CLOCK_CONTROL_DDR_POST_DIV \| CPU_DDR_CLOCK_CONTROL_CPU_POST_DIV \| in qca956x_pll_init()`

Completed in 4 milliseconds